VHDL-Based Programming Environment for Floating-Gate Analog Memory Cell Ambiente de Programação descrito em VHDL para Célula de Memória Analógica do tipo Floating-Gate
نویسندگان
چکیده
Abstract An implementation in CMOS technology of a Floating-Gate Analog Memory Cell and Programming Environment is presented. A digital closed-loop control compares a reference value set by user and the memory output and after cycling, the memory output is updated and the new value stored. The circuit can be used as analog trimming for VLSI applications where mechanical trimming associated with post-processing chip is prohibitive due to high costs.
منابع مشابه
FPGA Implementation On Reversible Floating Point Multiplier
Field programmable gate arrays (FPGA) are increasingly being used in the high performance and scientific computing community to implement floating-point based system. The reversible single precision floating point multiplier (RSPFPM) requires the design of reversible integer multiplier (2424) based on operand decomposition approach. Reversible logic is used to reduce the power dissipation than...
متن کاملDesign of a Computational Floating Point Mathematical Coprocessor on FPGA using VHDL
This paper deals with the design of a mathematical coprocessor using RISC based approach. The coprocessor can relieve the main processor of large matrix based computations usually used in the field of image processing, cryptography, etc. The protocol for communication of the processor with the computer is also designed in the project. The timing required for the designed processor is checked wi...
متن کاملAn Efficient Field Programmable Gate Array Implementation of Double Precision Floating Point Multiplier using VHDL
Floating point arithmetic is widely used in many areas, especially scientific computation and signal processing. The main applications of floating points today are in the field of medical imaging, biometrics, motion capture and audio applications. Multipliers play an important role in today‟s digital signal processing and various other applications. A system‟s performance is generally determine...
متن کاملPerformance Analysis of Bit-Width Reduced Floating-Point Arithmetic Units in FPGAs: A Case Study of Neural Network-Based Face Detector
This paper implements a field programmable gate array(FPGA-) based face detector using a neural network (NN) and the bitwidth reduced floating-point arithmetic unit (FPU). The analytical error model, using the maximum relative representation error (MRRE) and the average relative representation error (ARRE), is developed to obtain the maximum and average output errors for the bit-width reduced F...
متن کاملDesign and Simulation of Floating Point Multiplier Based on VHDL
Multiplying floating point numbers is a critical requirement for DSP applications involving large dynamic range. This paper focuses only on single precision normalized binary interchange format targeted for Xilinx Spartan-3 FPGA based on VHDL. The multiplier was verified against Xilinx floating point multiplier core. It handles the overflow and underflow cases. Rounding is not implemented to gi...
متن کامل